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A gain modified CMOS Operational Transconductance Amplifier (OTA) for 
a 16 bit pipeline Analog-to-Digital Converter (ADC) is presented. The circuit 
is designed to be used for a high resolution and low sampling rate ADC. Gain 
boosting technique is implemented in the design to achieve high DC gain and 
settling time as required. Post layout simulations for a 5 pF load capacitance 
shows that OTA achieves a gain bandwidth of 161 MHz at a phase margin 
93.14o with 93.27 dB DC gain. The settling time for an OTA is 163 ns for 0.1 
% accuracy to achieve final value and consume power about 4.88 mW from 
5 V power supply. 
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1. INTRODUCTION 
In high performance analog integrated circuits, such as a pipeline A/D converters, operational 
amplifier (Op Amp) with very high DC gain and high unity gain frequency are needed to meet both accuracy 
and fast settling requirements of the systems. However, as a CMOS design scales into low power, low 
voltage and short channel CMOS process regime, satisfying both of these aspects leads to contradictory 
demands, and becomes more difficult since the intrinsic gain of the devices is limited. As the CMOS devices 
are sized for large transconductance to achieve high gain bandwidth (GBW) and high DC gain for fast and 
accurate settling time, the attendant parasitic capacitances severely erode the amplifier phase margin (PM), 
thus reducing GBW [1],[2], [4],[5]. Hence, a single stage gain enhanced OTA topology that approximates a 
single pole system was considered ideal for the above low voltage requirements. 
A gain boosting technique is included that increases the gain of a normal cascode stage without 
affecting the frequency behaviour to a large extent. A number of work has been reported with [1] achieving 
870 MHz GBW and 92 dB DC gain at 1.5 V uses 0.35 µm CMOS process. A DC gain of 129 dB and about 
161 MHz GBW was achieved in [3] for a 0.35 µm CMOS design but with a 3.3 V operating voltage. The 
OTA design reported in [7] achieves 105 dB DC gain and 90 MHz GBW at a 3.3 V but consumes 4.8 Mw. 
Based on the previous work, it is well known that active cascode gain boosting technique can be used to 
increase the DC gain of an operational amplifier without degrading its high frequency performance.   
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2. CIRCUIT IMPLEMENTATION 
This section describe research chronical including circuit design process, how to determine the 
current and gain for the main amplifier architecture and test the performance parameter.  
 
2.1. Main Amplifier Design 
The operational amplifier will be used in a data converter with a resolution of 16 bits and it must 
amplify signals to within ½ least significant bits (LSB) of the ideal value [8],[9],[10].The closed loop gain of 
an amplifier can be determined by this equation; 
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The output of the amplifier will be equal to its ideal value minus some maximum deviations, A∆ .  
The gain of the DAI over one clock cycle is 
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The minimum required DC open loop gain can be estimated as 
 
12.1 +≥ NOLDCA β                                     (3) 
 
By assuming 2/1=β  and FI CC = this equation can be reduced to 
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The 16 bit converter must have 262144≥OLDCA or 108 dB. The speed of a data converter is mainly 
limited by the Op Amp used.  The minimum Op Amp gain bandwidth product ( )uf required for a specific 
settling time t (where t is less than clkf1 , within a dead band of LSB.2/1± ) can be estimated by this equation; 
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The minimum required Op Amp unity gain frequency is given by 
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By assuming 2/1=β
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For a 16 bit pipelined ADC that is clocked at 1 MHz, the required Op Amp must have unity gain 
frequency, uf  at 3.74 MHz (and at least a dc gain of 108 dB). 
 Since the OTA is to be used in the multiplying digital analog converter (MDAC) of a 1 MS/s, 16-bit 
pipeline ADC design, it requires that the output to settle to 0.1 % in ¼ the period (250 ns).  The desired ADC 
input range is 1 VP-P differential.  For a step input, the output of a first system is given by: 
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( ) ( )τtO eAtV −−= 1
                     (9)
                 
where τ is the time-constant and A is the final amplitude which in this case is 1 V.   
     Thus, for 0.1 % accuracy, the settling time is about 8τ.  An additional 1τ is added for slewing 
bringing the total to 9τ.  The slew rate (SR) of OTA can be determined using this equation.  It shows that the 
OTA must be able to slew at 36 V/µs. 
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By choosing the load capacitor of 2 pF, the required current that is used to charge (or discharge) 
each load capacitor must be 180 µA in order to meet the slew rate specification.    
 
 
2.2. OTA Topology 
Single stage Op Amp is suitable for high gain design because it has good bandwidth without any 
compensation. A fully differential folded cascode Op Amp that has 4 single ended OTA has been chosen.  In 
order to achieve high gain and speed, the Op Amp employ NMOS input differential pair. The complete 
implementation is shown in Fig. 1. This design incorporates fully differential inputs, outputs, a folded 
cascode bias circuitry with common mode feed back and gain boosting amplifiers. The OTA can be divided 
into four parts: the bias circuit, the amplifier circuit, the common mode feedback circuit and the gain 
boosting circuit. 
 
 
Figure 1.  Fully differential folded cascode Op Amp with gain boosting amplifiers 
 
Fully differential folded cascode Op Amp is shown in Fig. 2. A differential pair is used to sense the 
input voltage difference. If the pair is operating in saturation, when one transistor is turned on, the other will 
turn off. The current through one leg will be sourced to the output while the other leg will sink current from 
the load. The input transistors were sized with a very large W/L ratio to provide the high transconductance 
required to quickly move charge onto the test capacitors.  Special care must be taken to ensure that the input 
differential pair is operating in saturation and not in the triode region. Operation in the triode region will 
cause the behavior of the OTA to be nonlinear and will result in poor transient response as well as a loss in dc 
gain. 
Gain enhancement technique is used to increase the gain of an Op Amp.  In this project, single 
ended Op Amp has been used as a gain boosting amplifier.  It has been implemented in the main amplifier 
circuit as shown in the Fig. 3.  The idea of gain boosting technique is based on negative feedback loop to set 
the drain of voltage M21.  Negative feedback drives the gate of M19 until Vx has the same value as Vbias3.  
Therefore, the variation of Vout has much less effect on Vx because the boosting Op Amp OTAA  regulated this 
voltage [3].  Thus, the output impedance of the circuit is increased by the gain of the additional gain 
stage OTAA , as shown in the following equation; 
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( )( ) 19211919 11 ooOTAomOUT rrArgR +×++=                        (11)             
 
         192119 oomOTA rrgA≈
       (12) 
 
 
Figure 2. Fully differential folded cascode Op Amp 
    
 
 
Figure 3.  Gain enhancement to increase cascode open circuit gain 
 
 
Both the dc gain and the output impedance of the main Op Amp are multiplied by a factor of about 
(1 + AOTA), where AOTA is the gain of the additional feedback path.  According to the output impedances, the 
overall dc gain can be increased several orders of magnitude, as shown in the following equation; 
 
1921192121 oommOTAOUTmTOTAL rrggARgA ==
                (13)              
 
 
3. RESULTS AND DISCUSSION 
Simulation of both schematic and layout of the OTA was done using TANNER EDA Tool. The Op 
Amp has been implemented in 0.5 µm CMOS14TB process with 5 V power supply. The AC simulation 
results are shown in Fig.4. It shows that the dc gain is 93.36 dB and the bandwidth is 161 MHz. The phase 
margin is about 930. 
With a unity gain configuration, the slew rate and settling time are measured. The transient response 
of the test circuit is shown in Fig. 5. The plot on the top of the figure shows the input and output of the OTA 
while the plot in on the bottom shows the differential output voltage. The goal is to achieve a difference of 1 
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V after settling between the outputs, with at least 16 bits accuracy. Fig. 5 shows a typical settling time 
measurement. The differential output settles to 999 mV in 163 ns, and back down to less than 1 mV in 163 
ns. 
 
 
Figure 4.  AC response of Op Amp 
 
 
Figure 5. Simulated transient response of Op Amp 
 
The main characteristics of the Op Amp are summarized in Table 1. The results shows that the gain 
boosted technique improve efficiently the dc gain without affecting the speed of Op Amp. 
 
Table 1.  Post-layout amplifier performance summary 
Parameter Value 
Technology 0.5 um CMOS14TB 
DC Gain without gain boosting 48.8 dB 
DC Gain with  gain boosting 93.36 dB 
Phase Margin 93.14 o 
Bandwidth 161 MHz 
Slew Rate 36 V/µs 
Output voltage swing 1.75 – 4.86 V 
Settling time (0.1%) accurate 163 ns 
Supply Voltage 5 V 
Power Dissipation 4.88 mW 
Load Capacitor 5 pF 
Area 0.089 mm2 
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4. CONCLUSION  
The design of a single stage fully differential operational amplifier with gain boosting amplifier for 
0.5 µm CMOS14TB is presented in this paper. With the load capacitor of 5 pF, the design demonstrates a dc 
gain of 93.27 dB with a bandwidth of 161 MHz and phase margin of 93.14 o. This design is tailored for high 
resolution with low sampling rate pipelined ADC and it will be used in a 16 bit pipelined ADC. 
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